#### Script generated by TTT

Title: Simon: Programmiersprachen (26.10.2012)

Date: Fri Oct 26 10:19:14 CEST 2012

Duration: 73:04 min

Pages: 70

## **Need for Concurrency**

Consider two processors:

- in 1997 the *Pentium P55C* had 4.5M transistors
- in 2006 the Itanium 2 had 1700M transistors
- → Intel could have built a processor with 256 Pentium cores in 2006



TECHNISCHE UNIVERSITÄT MÜNCHEN FAKULTÄT FÜR INFORMATIK



## **Programming Languages**

Concurrency: Memory Consistency

Dr. Axel Simon and Dr. Michael Petter Winter term 2012

Memory Consistency

1/25

# **Need for Concurrency**




Consider two processors:

- in 1997 the Pentium P55C had 4.5M transistors
- in 2006 the Itanium 2 had 1700M transistors
- $\leadsto$  Intel could have built a processor with 256 Pentium cores in 2006 However:
- most programs are not inherently parallel
  - > --- parallelizing a program is between difficult and impossible
- correctly communicating between different cores is challenging
  - ▶ ~ correctness of concurrent communication is very hard
  - low-level aspects: locking algorithms must be correct
  - ▶ high-level aspects: program may deadlock
- a program on n cores runs  $m \ll n$  times faster
  - ▶ → all effort is voided if program runs no faster
  - distributing work load is application specific

ory Consistency Motivation 2/35 Memory Consistency Motivation

#### The free lunch is over

Single processors cannot be made much faster due to physical limitations.




Memory Consistency

Motivation

3/35

#### The free lunch is over

Single processors cannot be made much faster due to physical limitations.



Source: D. Patterson, UC-Berkeley

But Moore's law still holds for the number of transistors:

- they double every 18 months for the foreseeable future
- may translate into doubling the number of cores
- programs have to become parallel

. .

Motivat

3 / 3

## **Concurrency for the Programmer**

How is concurrency exposed in a programming language?

- spawning of new concurrent computations
- communication between threads

## **Concurrency for the Programmer**

How is concurrency exposed in a programming language?

- spawning of new concurrent computations
- communication between threads

Communication can happen in many ways:

- communication via shared memory (this lecture)
- atomic transactions on shared memory
- message passing

#### **Learning Outcomes**

- Happened-before Partial Order
- Sequential Consistency

  The MESI Cooks Madel
- The MESI Cache Model
- Weak Consistency
- Memory Barriers

Memory Consistency

Motivation

**Memory Consistency** 

Motivatio

35

#### **Communication between Cores**



We consider the concurrent execution of these functions:

ar(void) { e (b == 0) {}; et(a == 1);

initial state of a and b is 0

Memory Consistency

Memory Consistence

5 / 35

#### **Communication between Cores**



We consider the concurrent execution of these functions:


# Thread A void foo(void) { a = 1; b = 1; } void bar(void) { while (b == 0) {}; assert(a == 1); }

- initial state of a and b is 0
- A writes a before it writes b

Memory Consistent

Memory Consistend

#### **Communication between Cores**



# Thread A void foo(void) { a = 1; b = 1; } void bar(void) { while (b == 0) {}; assert(a == 1); }

- initial state of a and b is 0
- A writes a before it writes b
- B should see b go to one before executing the assert statement

#### **Communication between Cores**



We consider the concurrent execution of these functions:

#### 

- initial state of a and b is 0
- A writes a before it writes b
- B should see b go to one before executing the assert statement
- the assert statement should always hold

Memory Consistency

lemory Consistency

Memory Consistence

Memory Consistency

57

#### **Communication between Cores**



We consider the concurrent execution of these functions:

Thread A	Thread B
<pre>void foo(void) {     a = 1;     b = 1; }</pre>	<pre>void bar(void) {   while (b == 0) {};   assert(a == 1); }</pre>

- initial state of a and b is 0
- A writes a before it writes b
- B should see b go to one before executing the assert statement
- the assert statement should always hold
- here the code is *correct* if the assert holds

→ correctness means: writing a one to a happens before reading a one in ь

Memory Consistency


Memory Consistend

5/35

#### **Strict Consistency**



Assuming foo and bar are started on two cores operating in lock-step. Then *one* of the following may happen:





Memory Consistency

memory Consistent

6 / 35

## **Strict Consistency**






Unrealistic to assume that there is only one order between memory accesses:

- each conditional (and loop iteration) doubles the number of possible lock-step executions
- processors use caches → lock-step assumption is violated since cache behaviour depends on data

## Strict Consistency

Assuming foo and bar are started on two cores operating in lock-step. Then *one* of the following may happen:



Unrealistic to assume that there is only one order between memory accesses:

- each conditional (and loop iteration) doubles the number of possible lock-step executions
- processors use caches → lock-step assumption is violated since cache behaviour depends on data
- --- strict consistency is too strong to be realistic
- state correctness in terms of what event may happen before another one

Memory Consistency Memory Consistency 6 / 35

Memory Consistency

Memory Consistency

#### **Events in a Distributed System**




A process as a series of events [Lamport(1978)]: Given a distributed system of processes  $P, \ldots$ , each process P consists of events  $p_1, p_2, \ldots$ 

## **Events in a Distributed System**



A process as a series of events [Lamport(1978)]: Given a distributed system of processes  $P, \ldots$ , each process P consists of events  $p_1, p_2, \ldots$ Example:




• event  $p_i$  in process P happened before  $p_{i+1}$ 

## **Events in a Distributed System**



A process as a series of events [Lamport(1978)]: Given a distributed system of processes  $P, \ldots$ , each process P consists of events  $p_1, p_2, \ldots$ Example:



- event  $p_i$  in process P happened before  $p_{i+1}$
- if  $p_i$  is an event that sends a message to Q then there is some event  $q_i$  in Q that receives this message and  $p_i$  happened before  $q_i$

## The Happened-Before Relation



#### Definition

If an event p happened before an event q then  $p \rightarrow q$ .

## The Happened-Before Relation



## 11

#### **Definition**

If an event p happened before an event q then  $p \rightarrow q$ .

#### Observe:

•  $\longrightarrow$  is irreflexive  $(p \rightarrow p \text{ never holds})$ 

#### **Definition**

If an event p happened before an event q then  $p \rightarrow q$ .

The Happened-Before Relation

#### Observe:

- $\bullet$   $\rightarrow$  is irreflexive  $(p \rightarrow p \text{ never holds})$
- $\rightarrow$  is transitive  $(p \rightarrow q \land q \rightarrow r \text{ then } p \rightarrow r)$

Memory Consistency

Happened-Before Relation

. . . . .

Memory Consistency

Happened-Before Relatio

#### 8/35

## The Happened-Before Relation



#### **Definition**

If an event p happened before an event q then  $p \rightarrow q$ .

#### Observe:

- $\rightarrow$  is irreflexive  $(p \rightarrow p \text{ never holds})$
- $\rightarrow$  is transitive  $(p \rightarrow q \land q \rightarrow r \text{ then } p \rightarrow r)$
- $\bullet \ \to \text{ is asymmetric } (p \mathop{\rightarrow} q \text{ if and only if } \neg (q \mathop{\rightarrow} p))$

## The Happened-Before Relation



#### **Definition**

If an event p happened before an event q then  $p \rightarrow q$ .

#### Observe:

- $\bullet$   $\rightarrow$  is irreflexive  $(p \rightarrow p \text{ never holds})$
- $\rightarrow$  is transitive  $(p \rightarrow q \land q \rightarrow r \text{ then } p \rightarrow r)$
- $\bullet \ \to \ \text{is asymmetric } (p \,{\to}\, q \ \text{if and only if} \ \neg (q \,{\to}\, p))$

 $\leadsto$  the  $\,\to\,$  relation is a strict partial order





order on I

## **The Happened-Before Relation**



## $\Pi$

#### ion

#### **Definition**

If an event p happened before an event q then  $p \rightarrow q$ .

Observe:

- $\bullet$   $\rightarrow$  is irreflexive  $(p \rightarrow p \text{ never holds})$
- $\bullet$  is transitive  $(p \rightarrow q \land q \rightarrow r \text{ then } p \rightarrow r)$
- ullet is asymmetric  $(p \rightarrow q \text{ if and only if } \neg (q \rightarrow p))$

 $\rightsquigarrow$  the  $\rightarrow$  relation is a *strict partial order* 

Note: a strict partial order  $\prec$  differs from a (non-strict) partial order  $\prec$  due to:

strict partial order	non-strict partial order
irreflexive $\neg (p \prec p)$	reflexive $p \leq p$
asymmetric	antisymmetric
$p \prec q \iff \neg (q \prec p)$	$p \leq q \land q \leq p$ implies $p = q$

Memory Consistency

Happened-Before Relatio


0/25


## **Concurrency**

Let  $a \not\rightarrow b$  abbreviate  $\neg (a \rightarrow b)$ .

#### Definition

Two distinct events p and q are said to be <u>concurrent</u> if  $p \not\to \phi$  and  $\phi \not\to a$ .





•  $p_1 \rightarrow r_4$  in the example

Memory Consistency

Happened-Before Relation


9 / 35

## **Concurrency**

Let  $a \not\rightarrow b$  abbreviate  $\neg (a \rightarrow b)$ .

#### **Definition**

Two distinct events p and q are said to be *concurrent* if  $p \not\to b$  and  $b \not\to a$ .



- $p_1 \rightarrow r_4$  in the example
- $p_3$  and  $q_3$  are, in fact, concurrent since  $p_3 \not\to q_3$  and  $q_3 \not\to p_3$

**Ordering** 

Let C be a *logical clock* that assigns a time-stamp C(p) to each event p.

#### **Definition (Clock Condition)**

C satisfies the  $\operatorname{\it clock}$   $\operatorname{\it condition}$  if for any events  $p \to q$  then C(p) < C(q).

#### **Ordering**

Let C be a *logical clock* that assigns a time-stamp C(p) to each event p.

#### **Definition (Clock Condition)**

C satisfies the *clock condition* if for any events  $p \rightarrow q$  then C(p) < C(q).

For a distributes system the *clock condition* holds iff:

- if  $p_i$  and  $p_j$  are events of P and  $p_i \rightarrow p_j$  then  $C(p_i) < C(p_j)$
- $\bullet$  if p is the sending of a message by process P and q is the reception of this message by process Q then C(p) < C(q)

#### **Ordering**



Let C be a *logical clock* that assigns a time-stamp C(p) to each event p.

#### **Definition (Clock Condition)**

C satisfies the *clock condition* if for any events  $p \rightarrow q$  then C(p) < C(q).

For a distributes system the *clock condition* holds iff:

- $\bullet$  if  $p_i$  and  $p_j$  are events of P and  $p_i \rightarrow p_j$  then  $C(p_i) < C(p_j)$
- 2 if p is the sending of a message by process P and q is the reception of this message by process Q then C(p) < C(q)

 $\rightarrow$  a logical clock C that satisfies the clock condition describes a *total order* a < b (with C(a) < C(b)) that is compatible with the strict partial order  $\rightarrow$ 

## **Ordering**



Let C be a *logical clock* that assigns a time-stamp C(p) to each event p.

#### **Definition (Clock Condition)**

C satisfies the *clock condition* if for any events  $p \rightarrow q$  then C(p) < C(q).

For a distributes system the *clock condition* holds iff:

- $\bullet$  if  $p_i$  and  $p_i$  are events of P and  $p_i \rightarrow p_i$  then  $C(p_i) < C(p_i)$
- 2 if p is the sending of a message by process P and q is the reception of this message by process Q then C(p) < C(q)

 $\rightsquigarrow$  a logical clock C that satisfies the clock condition describes a *total order* a < b (with C(a) < C(b)) that is compatible with the strict partial order  $\rightarrow$ 

The *set* of *C* that satisfy the clock condition are exactly the *set* of executions possible in the system.

 $\rightarrow$  use the process model and  $\rightarrow$  to define better consistency model

## **Sequential Consistency**




Note: there is no observable change if calculations on different memory locations can happen in parallel.

• model each memory location as different process

#### **Sequential Consistency**

Note: there is no observable change if calculations on different memory locations can happen in parallel.

• model each memory location as different process



Memory Consistency


Sequential Consistence

11 / 35

#### **Sequential Consistency**

Note: there is no observable change if calculations on different memory locations can happen in parallel.

model each memory location as different process



Some observations:

• the accesses of foo to a occurs before b

Memory Consistency


Sequential Consistence

11 / 35

## **Sequential Consistency**

Note: there is no observable change if calculations on different memory locations can happen in parallel.

• model each memory location as different process



Some observations:

- the accesses of foo to a occurs before b
- the first two read accesses to b are in parallel to a=1

## **Benefits of Sequential Consistency**

Benefits of the sequential consistency model:


- it is a realistic model for well-behaved concurrency
- ... since it allows to concisely represent *some* interleavings

Sequential Consistenc

#### **Sequential Consistency**

Note: there is no observable change if calculations on different memory locations can happen in parallel.

• model each memory location as different process



Some observations:

- the accesses of foo to a occurs before b
- the first two read accesses to b are in parallel to a=1

Memory Consistence

Sequential Consistency

11 / 35

#### **Benefits of Sequential Consistency**



Benefits of the sequential consistency model:

- it is a realistic model for well-behaved concurrency
- ... since it allows to concisely represent some interleavings

Memory Cons

equential Consistency

10 / 25

## **Benefits of Sequential Consistency**



- it is a realistic model for well-behaved concurrency
- ... since it allows to concisely represent some interleavings

It is a realistic model for older hardware:

- sequential consistency model suitable for concurrent processors that acquire exclusive access to memory
- processors can <u>speed up computation</u> by using <u>caches</u> that avoid the exclusive access to memory as much as possible

## **Benefits of Sequential Consistency**



Benefits of the sequential consistency model:

- it is a realistic model for well-behaved concurrency
- ... since it allows to concisely represent *some* interleavings

It is a realistic model for older hardware:

- sequential consistency model suitable for concurrent processors that acquire exclusive access to memory
- processors can speed up computation by using *caches* that avoid the exclusive access to memory as much as possible

Not a realistic model for modern hardware with out-of-order execution:

- memory accesses are only sequentially consistent from the point of view of the processor executing them
- what other processors see is determined by the complex protocol of the caches
- → need to understand how caches work


ory Consistency Sequential Consistency 12/35 Memory Consistency Sequential Consistency 12/

#### The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states M, E, S, I:



Memory Consistency

The MESI Protocol

12 / 25


#### The MESI Protocol: States



Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states M.E.S.I:



T

I: it is invalid and is ready for re-use

nory Consistency The MESI Protocol

13 / 35

#### The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy


Each cache line is in one of the states M.E.S.I:

- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is shared

## The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy



Each cache line is in one of the states M, E, S, I:

- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is *shared*
- E: the content is in no other cache; it is exclusive to this cache and can be overwritten without consulting other caches




#### The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states M, E, S, I:



- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is *shared*
- E: the content is in no other cache; it is exclusive to this cache and can be overwritten without consulting other caches
- M: the content is exclusive to this cache and has furthermore been *modified*

Memory Consistency

The MESI Protoco

12 / 25

#### The MESI Protocol: States



Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states M.E.S.I:

- *I*: it is *invalid* and is ready for re-use
- S: other caches have an identical copy of this cache line, it is *shared*
- E: the content is in no other cache; it is exclusive to this cache and can be overwritten without consulting other caches
- M: the content is exclusive to this cache and has furthermore been *modified*
- → the state of cache lines is kept consistent by sending messages

Memory Consisten


The MESI Proto

13 / 3

## The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:


Read: sent if CPU needs to read from an address



## The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message carries the data at the requested address



Memory Consistency The MESI Protocol 14/35 Memory Consistency The MESI Protocol

#### The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message, carries the data at the requested address
- Invalidate: asks others to evict a cache line



## The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message, carries the data at the requested address
- Invalidate: asks others to evict a cache line
- <u>Invalidate Acknowledge</u>: reply indicating that an address has been evicted



Memory Consistency

The MESI Protocol

44/25

Memory Consistency


The MESI Protoco

14 / 35

## The MESI Protocol: Messages


Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message carries the data at the requested address
- Invalidate: asks others to evict a cache line
- Invalidate Acknowledge: reply indicating that an address has been evicted
- Read Invalidate: like Read + Invalidate (also called "read with intend to modify")




## The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:



- Read Response: response to a read message, carries the data at the requested address
- Invalidate: asks others to evict a cache line
- Invalidate Acknowledge: reply indicating that an address has been evicted
- Read Invalidate: like Read + Invalidate (also called "read with intend to modify")
- Writeback: info on what data has been sent to main memory



#### The MESI Protocol: Messages

Moving data between caches is coordinated by sending messages [McKenny(2010)]:

- <u>Read</u>: sent if CPU needs to read from an address
- Read Response: response to a read message, carries the data at the requested address
- Invalidate: asks others to evict a cache line
- Invalidate Acknowledge: reply indicating that an address has been evicted
- Read Invalidate: like Read + Invalidate (also called "read with intend to modify")
- Writeback: info on what data has been sent to main memory

Additional store and read messages are transmitted to main memory.

Memory Consistency

The MESI Protocol

....

#### **MESI Example (I)**



a = 1; // A.1 b = 1; // A.2

#### Thread B

while (b == 0) {}; // B.1 assert(a == 1); // B.2

state-	CP	<u>U A</u>	CF	U_B	RA	λM	message
ment	a	b	a	b	a	b	
A.1	- 1	-	-1	-	0	0	read invalidate of a from CPU A
	- 1	- 1	-1	- 1	0	0	invalidate ack. of a from CPU B
	- 1	-	-1	- 1	0	0	read response of a=0 from RAM
B.1	<u>1 M</u>	- 1	-1	- 1	0	0	read of b from CPU B
5.1	1 M	-	-1	- 1	0	0	read response with b=0 from RAM
B.1	1 M	-	-1	0E	0	0	
A.2	1 M	-	-1	0 E	0	0	read invalidate of ь from CPU A
<u> </u>	1 M	-	-1	0 E <sub>1</sub>	0	0	invalidate ack, of b from CPU B
	1 M	-	-1	اليا -	0	0	read response of b=0 from CPU B
	1 M	₩.	-1	- 1	0	0	Toda responde of Bas Holli of G B

## **MESI Example (II)**

#### **Thread A**

a = 1; // A.1 b = 1; // A.2

#### Thread B


while (b == 0) {}; //\_B.1 assert(a == 1); // B.2

 $M \stackrel{a}{\rightleftharpoons} E$ 

state-	CP	U A	CP	RAM m		message	
ment	a	b	а	b	a	b	
B.1	1 M	1 M	- 1	-	0	0	read of ♭ from CPU B
	1 M	1 M	- 1	- I	0	0	read response of b=1 from CPU A
B.2	1 M	<u>1</u> S	-	1 S	0	0	read of a from CPU B
0.2	1 M	1 S	- 1	1 S	0	0	read response of a=1 from CPU A
	1 S	1 S	1 S	1 S	0	0	read response of all mont of and
:		:	:	:	:	:	i i
A.1	1 S	1 S	1,5)	1 S	0	0	<u>invalidate o</u> f a from CPU A
7.1	1   2   1   2	invalidate ack. of a from CPU B					
	1 4	1 S	- Ĭ	1 S	0	0	nivalidate don of a from of o b

## **MESI Example: Happened Before Model**

*Idea:* each cache line one process, model each message



#### Observations:


each memory access must complete before executing next instruction

 → add edge

mory Consistency The MESI Protocol

## **MESI Example: Happened Before Model**

Idea: each cache line one process, model each message



#### Observations:

- each memory access must complete before executing next instruction

   → add edge
- second execution of test b==0 stays within cache → no traffic

Memory Consistency


The MESI Protocol

17 / 25

#### **MESI Example: Happened Before Model**



Idea: each cache line one process, model each message



#### Observations:

- each memory access must complete before executing next instruction

   → add edge
- second execution of test b==0 stays within cache → no traffic
- writes always stall  $\rightsquigarrow$  CPU A should continue executing after a=1


Memory Consistency

he MESI Protocol

17 / 3

#### **Store Buffers**


Goal: continue execution after write operation



 put each write into a store buffer and trigger reception of cache line

## **Store Buffers**

Goal: continue execution after write operation



- put each write into a store buffer and trigger reception of cache line
- once <u>a cache</u> line has arrived, apply relevant writes


ry Consistency Out-of-Order Execution of Stores

Memory Consistency

Out-of-Order Execution of Stores

#### **Store Buffers**

Goal: continue execution after write operation



- put each write into a store buffer and trigger reception of cache line
- once a cache line has arrived, apply relevant writes
  - ▶ store buffer is a set
- sequential consistency per CPU is violated unless


Memory Consistency Out-

Out-of-Order Execution of Stores

18 / 35

#### **Store Buffers**

Goal: continue execution after write operation



- put each write into a store buffer and trigger reception of cache line
- once a cache line has arrived, apply relevant writes
  - ▶ store buffer is a *set*
- sequential consistency per CPU is violated unless
  - each <u>read checks</u> store buffer before cache


Memory Consiste

Out-of-Order Execution of Stores

18 / 35

#### **Store Buffers**


Goal: continue execution after write operation



- put each write into a store buffer and trigger reception of cache line
- once a cache line has arrived, apply relevant writes
  - ▶ store buffer is a set
- A sequential consistency per CPU is violated unless
  - each read checks store buffer before cache
  - on hit, return the value that is waiting to be written
  - a write to the same location is combined with an existing write

#### **Store Buffers**

Goal: continue execution after write operation



- put each write into a store buffer and trigger reception of cache line
- once a cache line has arrived, apply relevant writes
  - store buffer is a set
- A sequential consistency per CPU is violated unless
  - each read checks store buffer before cache
  - on hit, return the value that is waiting to be written
  - a write to the same location is combined with an existing write

What about sequential consistency for the whole system?

Memory Consistency

-of-Order Execution of Stores

Memory Co

Out-of-Order Execution of Stores


Out-of-Order Ex

## **Happened-Before Model for Store Buffers**




a = 1:

b = 1:



Assume cache A contains: a: S0, b: E0, cache B contains: a: S0, b: I



welliory Consistenc


ut-of-Order Execution of Stor

#### **Happened-Before Model for Store Buffers**



#### Thread B

Assume cache A contains: a: S0, b: E0, cache B contains: a: S0, b: I




## **Happened-Before Model for Store Buffers**



a = 1; b = 1;

#### Thread B

Assume cache A contains: a: S0, b: E0, cache B contains: a: S0, b: I



**Memory Consistency** 

Out-of-Order Execution of Store

## **Explicit Synchronisation: Write Barrier**

Overtaking of messages is desirable and should not be prohibited in general.

- store buffers render programs incorrect that assume sequential consistency between *different* CPUs
- whenever two stores in one CPU must appear in sequence at a different CPU, an explicit *write barrier* has to be inserted

**Memory Consistency** 

out-of-Order Execution of Stores

### **Explicit Synchronisation: Write Barrier**



Overtaking of messages is desirable and should not be prohibited in general.

- store buffers render programs incorrect that assume sequential consistency between different CPUs
- whenever two stores in one CPU must appear in sequence at a different CPU, an explicit write barrier has to be inserted
- Intel x86 CPUs provide the sfence instruction

## **Explicit Synchronisation: Write Barrier**



Overtaking of messages is desirable and should not be prohibited in general.

- store buffers render programs incorrect that assume sequential consistency between different CPUs
- whenever two stores in one CPU must appear in sequence at a different CPU, an explicit write barrier has to be inserted
- Intel x86 CPUs provide the sfence instruction
- a write barrier marks all current store operations in the store buffer
- the next store operation is only executed when all marked stores in the buffer have completed

## **Happened-Before Model for Write Fences**



b = 1;

#### **Thread B** while $(b == 0) \{\};$

assert(a == 1);

Assume cache A contains: a: S0, b: E0, cache B contains: a: S0, b: I

