Script generated by TTT

Title: Petter: Compilerbau (11.07.2019)

Date: Thu Jul 11 14:18:47 CEST 2019

Duration: 88:52 min

Pages: 26

Subtypes: Application of Rules (III)

Check if $S_2 \leq R_1$:

= struct {int a; $R_1(R_1) f$; }

Subtypes: Application of Rules (I)


```
Check if S_1 \leq R_1:
```

```
R_1 =  struct {int a; R_1(R_1) f;}

S_1 =  struct {int a; int b; S_1(S_1) f;}

R_2 =  struct {int a; R_2(S_2) f;}

S_2 =  struct {int a; int b; S_2(R_2) f;}
```




235 / 287

Discussion

- for presentational purposes, proof trees are often abbreviated by omitting deductions within the tree
- structural sub-types are very powerful and can be quite intricate to understand
- Java generalizes structs to objects/classes where a sub-class A inheriting form base class O is a subtype $A \leq O$
- subtype relations between classes must be explicitly declared

Subtypes: Application of Rules (III)

 $\begin{array}{rcl} \text{Check if } S_2 \leq R_1 \text{:} & & \\ R_1 & = & & \\ S_1 & = & & \\ \text{struct } \{ \text{int } a; \; R_1 \left(R_1 \right) \; f; \} \\ R_2 & = & & \\ \text{struct } \{ \text{int } a; \; \text{int } b; \; S_1 \left(S_1 \right) \; f; \} \\ S_2 & = & & \\ \text{struct } \{ \text{int } a; \; \text{int } b; \; S_2 \left(R_2 \right) \; f; \} \\ \end{array}$



Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generations we require

- a semantics of the language we are compiling there: C standard)
- a semantics of the machine instructions

240/287

237 / 287

Code Synthesis

Chapter 1:

The Register C-Machine

The Register C-Machine (R-CMa)

We generate Code for the Register C-Machine.

The Register C-Machine is a virtual machine (VM).

- there exists no processor that can execute its instructions
- ... but we can build an interpreter for it
- we provide a visualization environment for the R-CMa
- the R-CMa has no double, float, char, short or long types
- the R-CMa has no instructions to communicate with the operating system
- the R-CMa has an unlimited supply of registers

The R-CMa is more realistic than it may seem:

- the mentioned restrictions can easily be lifted
- the Dalvik VM or the LLVM are similar to the R-CMa
- an interpreter of R-CMa can run on any platform

241/287 242/287

Virtual Machines

A virtual machine has the following ingredients:

- any virtual machine provides a set of instructions
- instructions are executed on virtual hardware
- the virtual hardware is a collection of data structures that is accessed and modified by the VM instructions
- ... and also by other components of the run-time system, namely functions that go beyond the instruction semantics
- the interpreter is part of the run-time system

243/287

Executing a Program

- the machine loads an instruction from C[PC] into the instruction register IR in order to execute it
- before evaluating the instruction, the PC is incremented by one

```
while (true) {
   IR = C[PC]; PC++;
   execute (IR);
}
```

- node: the PC must be incremented before the execution, since an instruction may modify the PC
- the loop is exited by evaluating a halt instruction that returns directly to the operating system

Components of a Virtual Machine Consider Java as an example: C 0 1 PC

A virtual machine such as the Dalvik VM has the following structure:

- S: the data store a memory region in which cells can be stored in LIFO order → stack.
- SP: ($\hat{}$ stack pointer) pointer to the last used cell in S
- beyond S follows the memory containing the heap
- C is the memory storing code
 - each cell of C holds exactly one virtual instruction
 - C can only be *read*
- PC (\hat{=} program counter) address of the instruction that is to be executed next
- PC contains 0 initially

0

244/287

SP

Simple Expressions and Assignments in R-CMa

Task: evaluate the expression (1+7)*3 that is, generate an instruction sequence that

- computes the value of the expression and
- keeps its value accessible in a reproducable way


Idea:

- first compute the value of the sub-expressions
- store the intermediate result in a temporary register
- apply the operator
- loop

Principles of the R-CMa

The R-CMa is composed of a stack, heap and a code segment, just like the JVM; it additionally has register sets:

- *local* registers are $R_1, R_2, \dots R_i, \dots$
- *global* register are $R_0, R_{-1}, \dots R_j, \dots$



The Register Sets of the R-CMa

The two register sets have the following purpose:

- the *local* registers R_i
 - save temporary results
 - store the contents of local variables of a function
 - can efficiently be stored and restored from the stack
- \bigcirc the *global* registers R_i
 - save the parameters of a function
 - store the result of a function

Note:

for now, we only use registers to store temporary computations

Idea for the translation: use a register counter i:

- registers R_j with j < i are in use
- registers R_j with $j \ge i$ are available

249/287

Translation of Simple Expressions

Using variables stored in registers; loading constants:

 $\begin{array}{lll} \text{instruction} & \text{semantics} & \text{intuition} \\ \text{loadc } R_i \ c & R_i = c & \text{load constant} \\ \text{move } R_i \ R_i & R_i = R_i & \text{copy } R_i \text{ to } R_i \end{array}$

We define the following translation schema (with $\rho x = a$):

$$\begin{array}{rcl} \operatorname{code}_{\mathrm{R}}^{i} c \, \rho & = & \operatorname{loadc} R_{i} \, c \\ & \operatorname{code}_{\mathrm{R}}^{i} x \, \rho & = & \operatorname{move} R_{i} \, R_{a} \\ & \operatorname{code}_{\mathrm{R}}^{i} x = e \, \rho & = & \operatorname{code}_{\mathrm{R}}^{i} e \, \rho \\ & & \operatorname{move} R_{a} R_{i} \end{array}$$

Translation of Expressions

Let $op = \{add, \ sub, \ div, \ mul, \ mod, \ le, \ gr, \ eq, \ leq, \ geq, \ and, \ or\}$. The R-CMa provides an instruction for each operator op.

op
$$R_i R_j R_k$$

where R_i is the target register, R_j the first and R_k the second argument.

Correspondingly, we generate code as follows:

$$\begin{array}{rcl} \operatorname{code}_{\mathrm{R}}^{i} \ e_{1} \ \mathsf{op} \ e_{2} \ \rho & = & \operatorname{code}_{\mathrm{R}}^{i} \ e_{1} \ \rho \\ & \operatorname{code}_{\mathrm{R}}^{i+1} \ e_{2} \ \rho \\ & \operatorname{op} \ R_{i} \ R_{i+1} \end{array}$$

Example: Translate 3 * 4 with i = 4:

Managing Temporary Registers

Observe that temporary registers are re-used: translate 3 * 4 + 3 * 4 with t = 4:

$$\operatorname{code}_{R}^{4} 3*4+3*4 \rho = \operatorname{code}_{R}^{4} 3*4 \rho$$

$$\operatorname{code}_{R}^{5} 3*4 \rho$$

$$\operatorname{add}_{R_{4}} R_{4} R_{5}$$

where

$$\operatorname{code}_{\mathbf{R}}^{i} \ 3 \star 4 \ \rho = \operatorname{loadc} R_{i} \ 3$$

$$\operatorname{loadc} R_{i+1} \ 4$$

$$\operatorname{mul} R_{i} R_{i} R_{i+1}$$

we obtain

Semantics of Operators

The operators have the following semantics:

```
add R_i R_i R_k
                           R_i = R_i + R_k
sub R_i R_i R_k
                           R_i = R_i - R_k
                           R_i = R_i/R_k
\operatorname{div} R_i R_i R_k
                           R_i = R_i * R_k
\operatorname{mul} R_i R_i R_k
\operatorname{mod} R_i R_i R_k
                           R_i = signum(R_k) \cdot k with
                           |R_i| = n \cdot |R_k| + k \wedge n \ge 0, 0 \le k < |R_k|
le R_i R_i R_k
                            R_i = \text{if } R_i < R_k \text{ then } 1 \text{ else } 0
                           R_i = \text{if } R_i > R_k \text{ then } 1 \text{ else } 0
\operatorname{gr} R_i R_i R_k
\operatorname{eq} R_i R_i R_k
                           R_i = \text{if } R_i = R_k \text{ then } 1 \text{ else } 0
                           R_i = \text{if } R_i < R_k \text{ then } 1 \text{ else } 0
leq R_i R_i R_k
                           R_i = \text{if } R_i > R_k \text{ then } 1 \text{ else } 0
geq R_i R_i R_k
                           R_i = R_i \& R_k // bit-wise and
and R_i R_j R_k
                           R_i = R_i \mid R_k
                                                   // bit-wise or
or R_i R_j R_k
```

253 / 287

Translation of Unary Operators

Unary operators op = $\{neg \mid not\}$ take only two registers:

$$\operatorname{code}_{\mathbf{R}}^{i} \operatorname{op} e \rho = \operatorname{code}_{\mathbf{R}}^{i} e \rho$$

$$\operatorname{op} R_{i} R_{i}$$

Note: We use the same register.

Example: Translate -4 into R_5 :

$$code_{R}^{5} - 4 \rho = loadc R_{5} 4$$

$$neg R_{5} R_{5}$$

The operators have the following semantics:

Applying Translation Schema for Expressions

Suppose the following function void f(void) { is given: void f(void) { void f(void) } void f(void) } void f(void) }

- Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.
- Let R_4 be the first free register, that is, i = 4.

 \rightarrow the assignment x=y+z*3 is translated as

```
move R_4 R_2; move R_5 R_3; loade R_6 3; mul R_5 R_5 R_6; add R_4 R_4 R_5; move R_1 R_4
```

About Statements and Expressions

General idea for translation:

 $\operatorname{code}^i s \rho$: generate code for statement s

 $\operatorname{code}_{\mathbf{p}}^{i} e \rho$: generate code for expression e into R_{i}

Throughout: $i, i + 1, \ldots$ are free (unused) registers

For an *expression* x = e with $\rho x = a$ we defined:

$$\operatorname{code}_{\mathbf{R}}^{i} x = e \ \rho = \operatorname{code}_{\mathbf{R}}^{i} e \ \rho$$

$$\operatorname{move} R_{a} R_{i}$$

However, x = e; is also an *expression statement*:

Define:


$$\operatorname{code}^{i} e_{1} = e_{2}; \ \rho \ = \ \operatorname{code}_{R}^{i} e_{1} = e_{2} \ \rho$$

The temporary register R_i is ignored here. More general:

$$code^i e$$
; $\rho = code^i_R e \rho$

Conditional Jumps

A conditional jump branches depending on the value in R_i :



Translation of Statement Sequences

The code for a sequence of statements is the concatenation of the instructions for each statement in that sequence:

$$\operatorname{code}^{i}\left(s\,ss\right)\rho = \begin{array}{c} \operatorname{code}^{i}\,s\,\rho \\ \operatorname{code}^{i}\,ss\,\rho \end{array}$$

$$\operatorname{code}^{i}\left[\varepsilon\right]\rho = \begin{array}{c} \text{''} & \text{empty sequence of instructions} \end{array}$$

Note here: s is a statement, ss is a sequence of statements

258/287


Simple Conditional

We first consider $\mathbf{S} \equiv \mathbf{if}$ (c) $\mathbf{S}\mathbf{S}$...and present a translation without basic blocks.


Idea:

257/287


- ullet emit the code of c and ss in sequence
- insert a jump instruction in-between so that correct control flow is ensured



General Conditional



Translation of if (c) tt else ee.



262/287

Iterating Statements

We only consider the loop $s\equiv \mathbf{while}\;(e)\;s'.$ For this statement we define:

Example for if-statement

Then $code^i s \rho$ yields:

